

Non-Destructive Measurement of Bottom Width in Deep Trench Isolation Structures using IRCD Metrology

SPIE Advanced Lithography 2024

26 FEBRUARY 2024

Nick Keller^{*} ^{a)}, Marc Poulingue^{a)}, Ross Grynko^{a)}, Troy Ribaudo^{a)}, G. Andrew Antonelli^{a)}, Victor Li^{a)}, Marcello Ravasio^{b)}, Delphine Le Cunff ^{b)}

a) Onto Innovation Inc. b) ST Micro Electronics



Outline

- Background
- Motivation & Problem Statement
- IRCD Metrology Technology
- Simulation Study Results
 Conventional UV-VIS-NIR OCD vs IRCD
- Experimental Results
- Conclusion

Background

What is a BCD Device? Why is DTI important?

- BCD: Bipolar, CMOS, DMOS transistors on a single chip for Smart Power IC's
 - Bipolar: Analog functionality
 - CMOS: Digital
 - DMOS: Power



Croce, G., Andreini, A., Galbiati, P., Diazzi, C. (2023). BCD Process Technologies. In: Rudan, M., Brunetti, R., Reggiani, S. (eds) Springer Handbook of Semiconductor Devices



- Electrical Isolation
 - Key enabler & determines final product performance
 - DTI (Deep Trench Isolation) introduced at 0.18µm node
 - Key Benefits vs Junction Isolation:
 - Improved latch-up by:
 - Reduced substrate parasitics (Parasitic PNP bipolar gain)
 - Reduced lateral NPN bipolar gain (electron diffusion length)
 - Area density gain by reduced lateral isolation dimensions

Parasitic PNP Bipolar Gain



Croce, G., Andreini, A., Galbiati, P., Diazzi, C. (2023). BCD Process Technologies. In: Rudan, M., Brunetti, R., Reggiani, S. (eds) Springer Handbook of Semiconductor Devices

Area gain vs Voltage Rating



Lateral NPN Bipolar Gain



Croce, G., Andreini, A., Galbiati, P., Diazzi, C. (2023). BCD Process Technologies. In: Rudan, M., Brunetti, R., Reggiani, S. (eds) Springer Handbook of Semiconductor Devices



Croce, G., Andreini, A., Galbiati, P., Diazzi, C. (2023). BCD Process Technologies. In: Rudan, M. Brunetti, R., Reggiani, S. (eds) Springer Handbook of Semiconductor Devices

"Typical" DTI Process, Process Control & Major Issue

- Typical DTI Process
 - DRIE Etch
 - Oxide Liner Growth or Deposition
 - Poly-Silicon Deposition & Etch back





- Key Inline Metrology: DTI Depth – Why?
 - Depth controls Breakdown Voltage & I_c/I_e
 - Tradeoff between those parameters



Charavel, R. *et al.* Next generation of Deep Trench Isolation for Smart Power technologies with 120 V high-voltage devices. *Microelectronics Reliability* **50**, 1758–1762 (2010).





Charavel, R. *et al.* Next generation of Deep Trench Isolation for Smart Power technologies with 120 V high-voltage devices. *Microelectronics Reliability* **50**, 1758–1762 (2010).

- Issues with the "typical" DTI process
 - Floating Gate Effect caused by capacitive coupling of poly-Si filled DTI to P/N Wells and substrate
 - Modulates trigger voltage



Voldman, S. H. The Influence of a Novel Contacted Polysilicon-Filled Deep Trench (DT) Biased Structure and Its Voltage Bias State on CMOS Latchup. in 2006 IEEE International Reliability Physics Symposium Proceedings 151–158 (2006). doi:10.1109/RELPHY.2006.251208.



DTI Process Flow with Substrate Contact & Process Control

- Process Flow (Self-Aligned)
 - DRIE Etch
 - Oxide Liner Growth or Deposition
 - Contact Etch
 - Conductor Fill and Etch Back

DTI Substrate Contact Process Flow



- Key Inline Metrology: DTI BCD (Post Trench Etch) – Why?
 - Contact resistance impacts device performance (RC delay, ect.)
 - Contact resistance is proportional to crosssectional area
 - Smallest Trench CD will be the BCD (for this process; not the case for SOI)





Metrology Overview



"Conventional" OCD Technology

UV-VIS-NIR Wavelength Range



IRCD Metrology Overview

Channel Hole Etch Structure FDTD Simulation of Electric Field Intensity

Wavelengths in OCD range interact similarly leading to high parameter correlation limiting profile sensitivity





Wavelengths in IRCD range interact uniquely, leading to parameter decorrelation and CD profile metrology





Simulation Study Conventional OCD vs ICRD in Deep Trench Structures





Deep Trench Measurability

Conventional OCD vs IRCD

- Trench Depth
 - Normal Incidence Reflectometry capable of measuring beyond 400um depth
 - Utilizing near collimated light and NIR wavelength range
 - FFT algorithm used for depth extraction



Wang, Z., Bai, C., Sun, X. & Hu, C. Optical method for depth measurement of high aspect ratio 3D microstructure. in *Optical Metrology and Inspection for Industrial Applications X* (eds. Han, S., Ehret, G. & Chen, B.) vol. 12769 1276909 (SPIE, 2023).

- Trench Sidewall Profile & BCD Challenges
 - Challenging with Conventional OCD technology due to spectra obfuscation from 2 sources:
 - Hard Mask
 - Sidewall Scalloping
 - Caused by DRIE process
 - Simulation Study
 - Structure Details
 - 4um Pitch, 2um CD, 20um Trench Depth
 - DOE
 - Hard Mask Thickness
 - Scalloping Amplitude @ 2 duty cycles
 - Conventional OCD vs IRCD



innovation«

Hard Mask Thickness DOE Simulations

Conventional OCD Simulations

- Vary SiO2 Thickness 0-1000nm in 250nm steps
- SiO2 Thickness 0 & 500nm



Increasing hard mask thickness causes high amplitude, low frequency peaks



Sidewall Scalloping

Conventional OCD Simulations

800

800

1000

1000

1200

1400

1600 Wavelength (nm

- Scallop: 0-125nm in 25nm steps @ 250nm Pitch & 50% Duty Cycle
 - Simulations are idealized
 - Conventional Bosch process causes varying :
 - Scallop pitch
 - Scallop amplitude
 - Aperiodic scalloping can't be modeled by RCWA-based EM solvers
 - Cause Depolarization

125nm Scallop Amplitude

Scallop= 0 & Scallop=100nm Amplitude @ 250nm



- Increasing scallop amplitude causes high amplitude, high frequency fringes
- Higher duty -> higher amplitude fringes

0.25

0.2

0.1

₩ 0.15

Z 0.6

שׂ__{0.4}

0.2

0.8

0.4

-0.4

-0.8

SE - S



IRCD Simulations

IRCD



Scallop: 0-125nm in 25nm steps @ 250nm Pitch &

• Vary SiO2 Thickness 0-1000nm in 250nm steps

- Hard mask Simulation: attenuation only at SiO2 absorption band
- Scalloping Simulation: causes shift in spectra corresponding to average CD change



Experimental Results



Structure Details

- DTI Post Trench Etch
- Structure Details
 - 3 Pitches (3.5um, 5um & 8um)
 - Nominal Trench CD = 2um
 - Nominal Depth = 30um
 - Hard Mask Film Stack
 - 1.2um SiO2/0.75um Poly-Si/0.2um SiN
 - Epi Layer = 20um lightly doped N Epi
 - Substrate = P++ doping
- DOE: SF6 Flow rate





Spectral Analysis

Conventional OCD Spectra

3.5um Pitch

5um Pitch

8um Pitch



- Spectra exhibit characteristics of thick hard mask and scalloping
- Severity of scalloping decreases with pitch increase; hard mask is opposite



Spectral Analysis

IRCD 0 & 90Deg Azimuth



- Larger impact of Hard mask attenuation compared to simulations
- Perpendicular azimuth is more sensitive than parallel; but beam overfills



Model Details

- Floating Parameters
 - DTI BCD (Key Parameter) 1.
 - DTI TCD 2.
 - 3. DTI Depth
 - SiO2 HM THK 4.
- Fixed Parameters
 - Si Undercut* 1.
 - Poly-Si THK 2.



Wavelength (nm)





6000

9000

Wavelength (nm)





Set 1 Results



- IRCD shows clear BCD DOE & Decorrelation from TCD
- Sensitivity @ multiple pitches



innovation_@

Set 1 Results – Reference Correlation



- Excellent Wafer level correlation to XSEM
- 3.5um & 5um Pitch structures have slopes close to unity



Set 2 Results



- IRCD shows clear BCD DOE & Decorrelation from TCD
- Similar DOE spacing





Set 2 Results – Reference Correlation



- Correlation drops but slope increases
- Reference performed on "sister" wafers; Reference investigation underway



Conclusion

- Deep Trench Isolation enables device scaling in BCD power management IC's & improves overall performance
 - Trench Depth is a critical parameter to measure in "typical" DTI
 - DTI process was developed to eliminate floating gate by adding substrate connection
 - Critical parameter to measure becomes the Trench BCD
- Simulation Study
 - Conventional OCD (UV-VIS-NIR) has challenges measuring DTI sidewall profile due to hard mask and sidewall scalloping
 - IRCD isn't affected by those modeling non-idealities
- Experimental Results
 - DOE was performed by adjust SF6 flow rate to change the Trench BCD
 - IRCD able to capture intended DOE @ 3 different pitches
 - BCD is decorrelated from TCD

